# RENESAS

# HD74LS374

Octal D-type Edge-triggered Flip-Flops (with three-state outputs)

REJ03D0483–0200 Rev.2.00 Feb.18.2005

The HD74LS374, 8-bit register features totem-pole three-state outputs designed specifically for driving highlycapacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide this register with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight flip-flops are edge-triggered D-type flipflops. On the positive transition the clock, the Q outputs will be set to the logic states that ware setup at the D inputs.


### Features

• Ordering Information

| Part Name     | Package Type       | Package Code<br>(Previous Code) | Package<br>Abbreviation | Taping Abbreviation<br>(Quantity) |
|---------------|--------------------|---------------------------------|-------------------------|-----------------------------------|
| HD74LS374P    | DILP-20 pin        | PRDP0020AC-B<br>(DP-20NEV)      | Р                       | —                                 |
| HD74LS374FPEL | SOP-20 pin (JEITA) | PRSP0020DD-B<br>(FP-20DAV)      | FP                      | EL (2,000 pcs/reel)               |
| HD74LS374RPEL | SOP-20 pin (JEDEC) | PRSP0020DC-A<br>(FP-20DBV)      | RP                      | EL (1,000 pcs/reel)               |

Note: Please consult the sales office for the above package availability.

# **Pin Arrangement**





### **Function Table**

|                | Outputs    |   |                |  |  |
|----------------|------------|---|----------------|--|--|
| Output control | Clock      | D | Q              |  |  |
| L              | $\uparrow$ | Н | Н              |  |  |
| L              | $\uparrow$ | L | L              |  |  |
| L              | L          | Х | Q <sub>0</sub> |  |  |
| Н              | Х          | Х | Z              |  |  |


Notes: H; high level, L; low level, X; irrelevant

 $\uparrow;$  transition from low to high level

 $\mathsf{Q}_0\!;$  level of  $\mathsf{Q}$  before the indicated steady state input conditions were established

Z; off (high-impedance) state of a three state output

# **Block Diagram**



## **Absolute Maximum Ratings**

| ltem                | Symbol          | Ratings     | Unit |  |
|---------------------|-----------------|-------------|------|--|
| Supply voltage      | V <sub>CC</sub> | 7           | V    |  |
| Input voltage       | V <sub>IN</sub> | 7           | V    |  |
| Power dissipation   | P <sub>T</sub>  | 400         | mW   |  |
| Storage temperature | Tstg            | –65 to +150 | °C   |  |

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

### **Recommended Operating Conditions**

| Item                  |           | Symbol          | Min   | Тур  | Max  | Unit |  |
|-----------------------|-----------|-----------------|-------|------|------|------|--|
| Supply voltage        |           | V <sub>CC</sub> | 4.75  | 5.00 | 5.25 | V    |  |
| Output voltage        |           | V <sub>OH</sub> | —     | —    | 5.5  | V    |  |
| Output current        |           | I <sub>ОН</sub> | —     | —    | -2.6 | mA   |  |
|                       |           | I <sub>OL</sub> | —     | —    | 24   | mA   |  |
| Operating temperature |           | Topr            | -20   | 25   | 75   | ۵°   |  |
| Clock pulse width     | "H" Level | tw              | 15    | —    | —    | ns   |  |
| Clock pulse width     | "L" Level |                 | 15    | —    | —    | ns   |  |
| Data setup time       |           | t <sub>su</sub> | 20↑ — |      | —    | ns   |  |
| Data hold time        |           | t <sub>h</sub>  | 0↑    | —    | —    | ns   |  |



# **Electrical Characteristics**

 $(Ta = -20 \text{ to } +75 \ ^{\circ}\text{C})$ 

| Item                         | Symbol           | min. | typ.* | max. | Unit | Condition  |  |
|------------------------------|------------------|------|-------|------|------|--|--|
| Input voltage                | V <sub>IH</sub>  | 2.0  |       |      | V    |  |  |
| input voltage                | V <sub>IL</sub>  |      |       | 0.8  | V    |  |  |
| Output veltage               | V <sub>он</sub>  | 2.4  |       |      | V    | $V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V},$<br>$I_{OH} = -2.6 \text{ mA}$ |  |
| Output voltage               | Vol              |      |       | 0.4  | v    | $I_{OL} = 12 \text{ mA}$ $V_{CC} = 4.75 \text{ V},$  |  |
|                              | V OL             |      |       | 0.5  | v    | $I_{OL} = 24 \text{ mA}$ $V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}$                                |  |
| Output current               | I <sub>OZH</sub> |      |       | 20   | ۸    | $V_{\rm O} = 2.7 \text{ V}$ $V_{\rm CC} = 5.25 \text{ V},$   |  |
|                              | I <sub>OZL</sub> |      |       | -20  | μA   | $V_{O} = 0.4 V$ $V_{IH} = 2 V, V_{IL} = 0.8 V$   |  |
|                              | Iн               |      |       | 20   | μΑ   | $V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 2.7 \text{ V}$   |  |
| Input current                | IIL              |      |       | -0.4 | mA   | $V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 0.4 \text{ V}$   |  |
|                              | lı               |      |       | 0.1  | mA   | $V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 7 \text{ V}$   |  |
| Short-circuit output current | los              | -30  |       | -130 | mA   | V <sub>CC</sub> = 5.25 V   |  |
| Supply current               | Icc              | _    | 27    | 40   | mA   | $V_{CC} = 5.25 V,$<br>$V_1 = 4.5 V (Output control)$   |  |
| Input clamp voltage          | VIK              | _    | _     | -1.5 | V    | $V_{CC} = 4.75 \text{ V}, \text{ I}_{IN} = -18 \text{ mA}$   |  |

Note: \*  $V_{CC} = 5 V$ , Ta = 25°C

### **Switching Characteristics**


 $(V_{CC} = 5 V, Ta = 25^{\circ}C)$ 

| Item                    | Symbol           | Inputs | Output | min. | typ. | max. | Unit | Condition                                    |
|-------------------------|------------------|--------|--------|------|------|------|------|--|
| Maximum clock frequency | $f_{\sf max}$    | Clock  | Q      | 35   | 50   | —    | MHz  |  |
| Propagation delay time  | t <sub>PLH</sub> | Clock  | Q      | —    | 15   | 28   | - ns | $C_L = 45 \text{ pF},$<br>$R_L = 667 \Omega$ |
|                         | t <sub>PHL</sub> |        |        | —    | 19   | 28   |      |  |
| Output enable time      | t <sub>ZH</sub>  | OC     | Q      | —    | 20   | 28   |      |  |
|                         | t <sub>ZL</sub>  |        |        | —    | 21   | 28   |      |  |
| Output disable time     | t <sub>HZ</sub>  | OC     | Q      | _    | 12   | 20   |      | $C_L = 5 \text{ pF},$                        |
|                         | t <sub>LZ</sub>  |        |        | _    | 14   | 25   |      | $R_L = 667 \ \Omega$                         |




## **Testing Method**

### **Test Circuit**






#### Waveforms 1




#### Waveforms 2



Notes: 1. Input pulse;  $t_{TLH} \le 15$  ns,  $t_{THL} \le 6$  ns, PRR = 1 MHz, duty cycle 50%


2. Waveform A if for an output with internal conditions such that the output is low except when disabled by the output control. Waveform B is for an output with internal conditions such that the output is high except when disabled by the output control.

### **Package Dimensions**





#### HD74LS374





## Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- Notes regarding these materials
  1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. ar a third party.
  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information before making a final decision on the applicability of the information and products. Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information actual system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage or manufactured for use in a device or system that is used under circumstanc

- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com